The ports of a component can be left unconnected.
The ports of a component can be left unconnected. Correct Answer True
In VHDL, It is possible to leave any port unconnected. If our requirement is to leave a port unconnected in the circuit, then it can be done by using a keyword ‘OPEN’. By doing so, the port will not be connected to any input or output.
মোঃ আরিফুল ইসলাম
Feb 20, 2025
