In the circuit shown, the ports Q1 and Q2 are in the states Q1 = 1, Q2 = 0. The circuit is now subjected to two complete clock pulses. The state of these ports now becomes
Electronics mcq question image

In the circuit shown, the ports Q1 and Q2 are in the states Q1 = 1, Q2 = 0. The circuit is now subjected to two complete clock pulses. The state of these ports now becomes
Electronics mcq question image Correct Answer Q<sub>2</sub> = 1, Q<sub>1</sub> = 1

Related Questions

For the circuit shown, determine ZTH for the portion of the circuit external to RL.
Circuit Theorems In Ac Analysis mcq question image