The odd behavior of gates in dataflow modeling may be the result of ________
The odd behavior of gates in dataflow modeling may be the result of ________ Correct Answer Concurrency
The VHDL code is concurrent code and it has its own advantages and disadvantages. Concurrency of VHDL results in faster execution. In some PAL or PLA device, it may be like executing AND after OR execution which may result in different results.
মোঃ আরিফুল ইসলাম
Feb 20, 2025