Bissoy.com
Doctors Medicines MCQs Q&A

The number of hardware interrupts that the processor 8085 consists of is

The number of hardware interrupts that the processor 8085 consists of is Correct Answer 5

The processor 8085 has five hardware interrupt pins. Out of these five, four pins were alloted fixed vector addresses but the pin INTR was not alloted by vector address, rather an external device was supposed to hand over the type of the interrupt to the microprocessor.

Related Questions

The following are some events that occur after a device controller issues an interrupt while process L is under execution? (P) The processor pushes the process status onto the control stack. (Q) The processor finishes the execution of the current instruction. (R) The processor executes the interrupt service routine. (S) The processor pops the process status of from the control stack. (T) The processor loads the new PC value based on the interrupt. Which one of the following is the correct order in which the events above occur?
Consider the following interrupts for 8085 microprocessor: 1. INTR 2. RST 5.5 3. RST 6.5 4. RST 7.5 5. TRAP If the interrupt is to be non vectored to any memory location, then which of the above interrupts is/are correct?
In 8085 microprocessors how many hardware interrupts are maskable?
There are two rows, each containing 3 numbers. Below are some rules to be used to get the resultant number for each row separately. Use the rule from left to right for each row and find the answer to the question. Rule: 1. If an even number is followed by an even number, then the first number will be subtracted from the second. 2. If an odd number is followed by an odd number, then both will be added. 3. If an odd number is followed by an even number, then the even number will be subtracted from the square of the odd number. 4. If an even number is followed by an odd number, then the odd number will be subtracted from the even number. Row I: 9,11, 34 Row II: 16, 9, 8 What is the difference between the resultant numbers in the first row and the second row
Which of the following interrupts is non-maskable in 8085 microprocessor?
Consider the following statements regarding RESET instruction of 8085 microprocessor 1. PC contents become 0000H. 2. All interrupts are enabled. 3. RESET OUT pin is at logic 0. Which of the above statements is/are correct?
Three devices P, Q, and R have to be connected to an 8085 microprocessor. Device P has the highest priority and device R has the lowest priority. In this context, which of the following is the correct assignment of interrupts inputs?
The wrong statement/s regarding interrupts and subroutines among the following is/are ______ i) The sub-routine and interrupts have a return statement ii) Both of them alter the content of the PC iii) Both are software oriented iv) Both can be initiated by the user
Which one of the following is true with regard to a CPU having a single interrupt request line and single interrupt grant line? i) Neither vectored nor multiple interrupting devices is possible. ii) Vectored interrupts is not possible but multiple interrupting devices is possible. iii) Vectored interrupts is possible and multiple interrupting devices is not possible. iv) Both vectored and multiple interrupting devices are possible.
While executing the main program, if two or more interrupts occur, then the sequence of appearance of interrupts is called