Bissoy.com
Doctors Medicines MCQs Q&A

In 8085 microprocessors how many hardware interrupts are maskable?

In 8085 microprocessors how many hardware interrupts are maskable? Correct Answer 4

8085 has 5 hardware interrupts: TRAP, RST 7.5, RST 6.5, RST 5.5, and INTR

Out of these, TRAP is non-maskable and the remaining all are maskable interrupts.

Key Notes:

Interrupt

Priority

Trigger

Mask

Vector

Vectored address

TRAP (RST 4.5)

1 (Highest)

Edge and Level

Non-maskable

Vectored

0024 H

RST 7.5

2

Edge

Maskable

Vectored

003C H

RST 6.5

3

Level

Maskable

Vectored

0034 H

RST 5.5

4

Level

Maskable

Vectored

002C H

INTR

5 (Lowest)

Level

Maskable

Non-Vectored

0000 to 0038 H

Related Questions

Which of the following interrupts is non-maskable in 8085 microprocessor?
Consider the following interrupts for 8085 microprocessor: 1. INTR 2. RST 5.5 3. RST 6.5 4. RST 7.5 5. TRAP If the interrupt is to be non vectored to any memory location, then which of the above interrupts is/are correct?
Which interrupt in 8085 Microprocessor is non-maskable?
Whenever a non-maskable interrupt occurs in 8085 microprocessor, which of the following data line contains the data?
The number of hardware interrupts that the processor 8085 consists of is
Which stack is used in 8085 microprocessors?
In 8085 microprocessors, which signal is used to insert wait?
Consider the following statements regarding RESET instruction of 8085 microprocessor 1. PC contents become 0000H. 2. All interrupts are enabled. 3. RESET OUT pin is at logic 0. Which of the above statements is/are correct?
Three devices P, Q, and R have to be connected to an 8085 microprocessor. Device P has the highest priority and device R has the lowest priority. In this context, which of the following is the correct assignment of interrupts inputs?
The wrong statement/s regarding interrupts and subroutines among the following is/are ______ i) The sub-routine and interrupts have a return statement ii) Both of them alter the content of the PC iii) Both are software oriented iv) Both can be initiated by the user