Bissoy.com
Doctors Medicines MCQs Q&A

Which counter counts both increments and decrements?

Which counter counts both increments and decrements? Correct Answer Up-Down Counter

In an Up-Down counter, both the outputs of the flip-flops, Q and Q’ are used as the input to the next flip-flop and they are selected according to the operation. The selection operation is done by using AND gates. AND gates used for Up operation, take a signal named UP-COUNT and Q from flip-flop as inputs. Similarly, AND gates used for Down operation, takes a signal named DOWN-COUNT and Q’ from flip-flop as inputs. Preferred signal is kept high according to Up/Down operation while the other is kept low.

Related Questions

Statement (I): The count-up overflow (OV) bit is 1 when the up-counter increments above the maximum positive value. Statement (II): The count-down underflow (UN) bit is 1 when the counter decrements below the minimum negative value.
In answering a quiz, ‘no’ counts –1, ‘yes’ counts +1 and ‘don’t know’ counts 0 (zero). What is the average value of 5 no’s, 15 yes’s and 5 don’t know’s ?
A shared variable x, initialized to zero, is operated on by four concurrent processes W, X, Y, Z as follows. Each of the processes W and X reads x from memory, increments by one, stores it to memory, and then terminates. Each of the processes Y and Z reads x from memory, decrements by two, stores it to memory, and then terminates. Each process before reading x invokes the P operation (i.e., wait) on a counting semaphore S and invokes the V operation (i.e., signal) on the semaphore S after storing x to memory. Semaphore S is initialized to two. What is the maximum possible value of x after all processes complete execution?
A 12 MHz clock frequency is applied to a cascaded counter containing a modulus-5 counter, a modulus-8 counter, and a modulus-10 counter. The lowest output frequency possible is ________
Which of the following statements regarding binary counters are correct? (a) Clock inputs of all the flip - flops of a synchronous counter are applied from the same source whereas those in an asynchronous counter are from different sources. (b) The asynchronous counter has ripple effects whereas the synchronous counter does not. (c) Only J-K flip-flops can be used in synchronous counters whereas asynchronous counters can be designed with any kind of flip flops. (d) Latches can be used for designing asynchronous counters. Code :
One Mrs. Komai bought a car on the name of her daughter, Kiran, who is a minor, and got the insurance policy transferred on her name (Mrs. Komal). The car met with an accident on two counts and she file for a claim on both the counts, from the insurance agency. She acknowledged the receipt of the money as Kiran. The insurance company her prosecuted under Section 467 of the Indian Penal Code alleging fraud on the appellant's part?
When we use auto increment or auto decrements, which of the following is/are true? 1) In both, the address is used to retrieve the operand and then the address gets altered 2) In auto increment, the operand is retrieved first and then the address altered 3) Both of them can be used on general purpose registers as well as memory locations
Which type of counter decrements by the value of one for each pulse received?
Mark the incorrect proposition:
1. Set-off is a statutory defence to a plaintiff's action, whereas a counterclaim is a cross-action.
2. Set-off and counter-claim arises out of the same transaction.
3. Set-off should not be barred on the date of the suit while counter-claim should not be barred on the date of filing of written statement.
4. Claim for set-off cannot exceed plaintiff's claim, whereas counterclaim can exceed the plaintiffs claim.
5. Both set-off and counter-claim cannot exceed the pecuniary jurisdiction of the court.
In the question below are given three statements, followed by conclusions: I and II. You have to take the given statements to be true even if they seem to be at variance from commonly known facts. Read the conclusions and then decide which of the given conclusions logically follows from the given statements disregarding commonly known facts. Statements: A few matches are won. No won is lose. Only counts are losses. Conclusions: I. Few matches are counts is a possibility. II. Many won are count is a possibility.