Bissoy.com
Doctors Medicines MCQs Q&A

When a peripheral is connected to the microprocessor in Input Output mode, the data transfer takes place between

When a peripheral is connected to the microprocessor in Input Output mode, the data transfer takes place between Correct Answer Accumulator and I/O device

Input Output mode:

  • In this mode of data transfer the operations are the results in I/O instructions which is a part of computer program.
  • Each data transfer is initiated by an instruction in the program.
  • Normally the transfer is from a CPU register (Accumulator) to peripheral I/O device or vice-versa.
  • Once the data is initiated the CPU starts monitoring the interface to see when next transfer can made.
  • The instructions of the program keep close tabs on everything that takes place in the interface unit and the I/O devices.

 

Note: In direct memory access (DMA), the data transfer takes place between memory and I/O device.

Related Questions

Which of the following statements regarding interface circuit are correct? 1. Electrical buffering is needed when the peripheral operates at a different voltage or current to that on the microprocessor bus system or there are different ground references. 2. Timing control is needed when the data transfer rates of the peripheral and the microprocessor are different. 3. Changing the number of lines is needed when the codes used by the peripherals differ from those used by the microprocessor.
On a non-pipelined sequential processor, a program segment, which is a part of the interrupt service routine, is given to transfer 500 bytes from an I/O device to memory.     Initialize the address register     Initialize the count to 500 LOOP: Load a byte from device     Store in memory at address given by address register     Increment the address register     Decrement the count     If count! = 0 go to LOOP Assume that each statement in this program is equivalent to a machine instruction which takes one clock cycle to execute if it is a non-load/store instruction. The load-store instructions take two clock cycles to execute. The designer of the system also has an alternate approach of using the DMA controller to implement the same transfer. The DMA controller requires 20 clock cycles for initialization and other overheads. Each DMA transfer cycle takes two clock cycles to transfer one byte of data from the device to the memory. What is the approximate speedup when the DMA controller based design is used in place of the interrupt driven program based input-output?
A system provides output yi(t) when xi(t) is applied. If the system is said to be LTI then which of the following properties must satisfy? (i).If the input is x3 = ax1(t) + bx2(t), then output must be y3(t) = ay1(t) + by2(t) (ii).If the input is x(t – T), then the output must be y (t – T) (iii).If the input is x3 = ax1(t) + bx2(t), then output must be y3(t) = ay1(t) * by2(t) (iv).If the input is x(t – T), then the output must be y(t + T)
In the question one statement is given, followed by two conclusions, I and II. You have to consider the statement to be true even if it seems to be at variance from commonly known facts. You have to decide which of the given conclusions, if any, follows from the given statement. Statement: A function is a relation between a set of input elements and a set of possible output elements where each input is related to exactly one output. Conclusion I: Every input element is related to every output element. Conclusion II: Every input element is related to one element of the output.
Consider the statements given below- A: Relationship between Mean, Median and Mode is : Mode = 3 Median – 2 Mean B: It is also possible that there can be more than one mode or no mode for a data set. C: In a data set, half of the data points are smaller than the median and half of the data points are larger. Which of the above statement(s) is/are TRUE?
Which of the following statements are true?
Statement I Big data refers to no precise quantity, but generally refers to data in the range of Petabytes and Exabyte, i.e. billions to trillions of records, all from various sources. Big data is generated much faster. than traditional data in much larger quantities.
Statement II Big data interests industries because they are able to learn more patterns and curious variances than smaller data sets, with the capability to provide valuable insights into consumer behaviour, weather systems, financial market activity, or other phenomena.
Statement III Various departments and product lines use various applications within most organisations and store data in separate datasets. These separate databases may contain similar data, but data from one data base to another is not always consistent. This is called data silo.
A 1 to 8 demultiplexer with data input Din, address inputs S0, S1, and S2, (with S0  as the LSB) and Y̅0 to Y̅ 7 as the eight de-multiplexed output, is to be designed using two 2 to 4 decoders (with enable input E and address input A0 and A1) as shown in the figure. Din, S0, S1, and S2 are to be connected to P, Q, R, and S but not necessarily in this order. The respective input connections to P, Q, R, and S terminals should be
Which of the following statements is/are correct? 1. A system is said to be Finite Impulse Response (FIR), if the output samples of the system depend only on the present input and a finite number of past or previous input samples. 2. If the output of a system y(n) depends only on the present input and past inputs, but not on past outputs, then it is called a non-recursive system. 3. If the output of a system y(n) depends only on the present input and past inputs, but not on past outputs, then it is called a recursive system.
Consider the following statements.
1. When evaporation takes place, cooling takes place.
2. Evaporation takes place at all temperature, boiling takes place only at the boiling point.
3. Evaporation is a surface phenomenon.
Which of the statements given above is/are true?
Consider a combination of T and D flip-flops connected as shown below. The output of the D flip-flop is connected to the T flip-flop and the output of the T flip-flop is connected to the input of the D flip-flop. Initially, both Q0 and Q1 are set to 1 (before the 1st clock cycle). The outputs