Bissoy.com
Doctors Medicines MCQs Q&A

The state of flip flop when Q = 0 and Q' = 1

The state of flip flop when Q = 0 and Q' = 1 Correct Answer Reset

Flip Flop:

  • Flip-flops are the basic elements for storing information. They are made of logic gates.
  • Flip-flops are the Sequential circuit. 
  • Flip-flops can store a 1-bit of information.
  • For flip-flop, its input can affect the output only when the enable signal changes (falling edge or rising edge).
  • ​When a flip-flop is reset its output will be ​Q = 0, Q̅ = 1

[ alt="26 June 1" src="//storage.googleapis.com/tb-img/production/19/08/26%20June_1.png" style="width: 160px; height: 46px;">

The difference between latches and flip flops is shown

Latches

Flip Flops

Latches are building block of sequential circuits and they are built using logic gates

Flip flops are also building blocks of sequential circuits but they are made using latches

Latches continuously change the input and output changes correspondingly

Flip flop output changes only when the clock is applied

Latches are level sensitive

Flip flops are edge sensitive

Related Questions

Consider a combination of T and D flip-flops connected as shown below. The output of the D flip-flop is connected to the T flip-flop and the output of the T flip-flop is connected to the input of the D flip-flop. Initially, both Q0 and Q1 are set to 1 (before the 1st clock cycle). The outputs
In the T-type master-slave J-K flip-flop is shown along with the clock and input waveforms. The Qn output of flip-flop was zero initially. Identify the correct output waveform.
Electronics mcq question image
A cascaded arrangement of flip-flops, where the output of one flip flop drives the clock input of the following flip flop is known as
For realisation of SR flip-flop from JK flip-flop, if S=1, R=0 & present state is 0 then next state will be ___________
For realisation of JK flip-flop from SR flip-flop, if J=1, K=0 & present state is 0(i.e. Q(n)=0) then excitation input will be ___________
For realisation of SR flip-flop from JK flip-flop, if S=1, R=0 & present state is 0 then the excitation input will be ___________
In the J-K flip-flop, we have J = Q̅ and K = 1 as shown in the figure: Assuming the flip-flop was initially cleared and then clocked for 6 pulses, the sequence at the Q output will be 
What gate is placed between clock input and the input of AND gate to convert a positive level triggered flip – flop to a negative level triggered flip – flop?
The functional difference between SR flip-flop and JK flip-flop is that
For realisation of JK flip-flop from SR flip-flop, the input J and K will be given as ___________