Related Questions

Which one of following is not synthesizable VHDL statement?