Bissoy.com
Doctors Medicines MCQs Q&A

What will be the effect on output voltage if the positions of n-MOS and p-MOS in CMOS inverter circuit are exchanged?

What will be the effect on output voltage if the positions of n-MOS and p-MOS in CMOS inverter circuit are exchanged? Correct Answer Output is reversed

When the input is low, p-MOS is ON and the output is pulled down to the ground. When the input is high, n-MOS is ON and the output is pulled up to the supply voltage.

Related Questions

The price of a non-inverter AC is Rs. 7000 less than that of an inverter AC. If the sum of the prices of 5 inverter ACs and the prices of 3 non-inverter ACs is Rs. 315000 what is the percent by which the price of an inverter AC is more than that of the price of non-inverter AC?
In a 3-input CMOS NAND gate, the substrate terminals of NMOS transistors are grounded (lowest potential available in the circuit) and the substrate terminals of PMOS transistors are connected to VDD (maximum positive potential available in the circuit). Which of the following transistors may suffer in this circuit from the body bias effect?
Which of the following statements are correct? (a) CMOS has a higher speed and smaller power than BJT. (b) CMOS ICs inputs should never be left unconnected as it may damage the device. (c) CMOS ICs with Schmitt trigger inputs are useful for better noise immunity. (d) CMOS is most popular logic family in VLSI Technology.
Consider the following statements regarding the Read Only Memory (ROM): 1. The stored data is lost if the power is removed. 2. It consists of an address decoder with a input lines and a programmable OR array with n output lines. 3. The minterms are ORed through the programmable switches which can be made ON or OFF to select a particular minterm. The programmable switches can be implemented by either bipolar, CMOS, nMOS or pMOS technologies. 4. Mask-programmed ROMs are used in the application where the system requires data to be stored and to be changed during the operation. Which of the above statements are not correct ?
When both nMOS and pMOS transistors of CMOS logic design are in OFF condition, the output is:
When both nMOS and pMOS transistors of CMOS logic gates are ON, the output is:
During the calculation of load capacitance of a 1st stage CMOS inverter, the input node capacitances, Cgs, n and Cgs, p of the 2nd stage CMOS inverter is also considered.
Among the five objects, Gas stove, Washing machine, Refrigerator, Inverter and Microwave oven: the Washing machine is twice as heavy as the Inverter; the Gas stove is one and half time as heavy as the Microwave oven; the Washing machine and Microwave oven together weigh as much as the Gas stove and Inverter together; the Refrigerator and Inverter together are one and half times as heavy as the Gas stove. Which is the heaviest among the five objects?
Consider the following statements about CMOS: 1. CMOS logic inverter has a maximum signal swing of 0 V to VDD. 2. The output signal swing is independent of the exact value of aspect ratio and other device parameters. 3. It is a fast switching device with wide noise margins. 4. It has zero input resistance and infinite output resistance. Which of these statements are correct?
In CMOS fabrication, nMOS and pMOS are integrated in same substrate.