Bissoy.com
Doctors Medicines MCQs Q&A

Related Questions

A 5-stage pipelined processor has Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Perform Operation (PO) and Write Operand (WO) stages. The IF, ID, OF and WO stages take 1 clock cycle each for any instruction. The PO stage takes 1 clock cycle for ADD and SUB instructions, 3 clock cycles for MUL instruction, and 6 clock cycles for DIV instruction respectively. Operand forwarding is used in the pipeline. What is the number of clock cycles needed to execute the following sequence of instructions? Instruction Meaning of instruction I0 : MUL R2, R0, R1 R2← R0 * R1 I1 : DIV R5, R3, R4 R5 ← R3 / R4 I2 : ADD R2, R5, R2 R2 ← R5 + R2 I3 : SUB R5, R2, R6 R5 ← R2 – R6
Which of the following statements are correct? 1. Pseudo instruction is a machine instruction. 2. A pseudo instruction is an instruction to the assembler. 3. The ORG (origin) is an example of pseudo instruction. 4. It is not possible to use ORG more than once in a program. Select the correct answer using the code given below.
A data-driven machine is one that executes an instruction if the needed data is available. The physical ordering of the code listing does not dictate the course of execution. Consider the following pseudo-code 1) Multiply E by 0.5 to get F 2) Add A and B to get E 3) Add B with 0.5 to get D 4) Add E and F to get G 5) Add A with 10.5 to get C Assume A, B, C are already assigned values and the desired output is G Which of the following sequence of execution is valid?
Created: 1 month ago | Updated: 1 month ago Options Edit Question Add Description Add Bookmark Add Tag Add Video Error Report
Created: 4 weeks ago | Updated: 4 weeks ago Options Edit Question Add Description Add Bookmark Add Tag Add Video Error Report
Created: 3 weeks ago | Updated: 3 weeks ago Options Edit Question Add Description Add Bookmark Add Tag Add Video Error Report
Created: 1 week ago | Updated: 1 week ago Options Edit Question Add Description Add Bookmark Add Tag Add Video Error Report
The decoded instruction is stored in ______
With reference to 8085 microprocessor, which of the following statements are correct? 1. The DAD instruction adds the contents of the specified register pair to the contents of the DE register pair 2. The program counter is an instruction pointer 3. Whenever an instruction uses the HL pointer, the addressing is called indirect addressing. 4. HL register pair is also called data pointer
The instruction given to a computer system is loaded into the Instruction Register. The processor interprets the instruction and performs the required action. In general, these actions fall into four categories. Which of the following actions is not a part of these four categories?