Computer Organization MCQ

Test your knowledge with important Computer Organization MCQ and their applications. These MCQs are beneficial for competitive exams too. Explore 30 + more Computer Organization MCQs at Bissoy

• The division operation in IA-32 is a single operand instruction so it is assumed that ___________
  ক

  The divisor is stored in the EAX register

  খ

  The dividend is stored in the EAC register

  গ

  The divisor is stored in the accumulator

  ঘ

  The dividend is stored in the accumulator
• The MMX (Multimedia Extension) operands are stored in __________
  ক

  General purpose registers

  খ

  Banked registers

  গ

  Float point registers

  ঘ

  Graphic registers
• In case of multimedia extension instructions, the pixels are encoded into a data item of _________
  ক

  16 bit

  খ

  32 bit

  গ

  24 bit

  ঘ

  8 bit
• Which architecture is suitable for a wide range of data types?
  ক

  ARM

  খ

  68000

  গ

  IA-32

  ঘ

  ASUS firebird
• The IA-32 system follows _________ design.
  ক

  RISC

  খ

  CISC

  গ

  SIMD

  ঘ

  None of the mentioned
• SIMD stands for __________
  ক

  Single Instruction Multiple Data

  খ

  Simple Instruction Multiple Decoding

  গ

  Sequential Instruction Multiple Decoding

  ঘ

  System Information Mutable Data
• The instruction used to multiply operands yielding a double integer outcome is _________
  ক

  MUL

  খ

  IMUL

  গ

  DMUL

  ঘ

  EMUL
• Which of the following statements regarding Stacks is/are True? i) The stack always grows towards higher addresses ii) The stack always grows towards lower addresses iii) The stack has a fixed size iv) The width of the stack is 32 bits
  ক

  i and iii

  খ

  i and iv

  গ

  ii and iv

  ঘ

  iii and iv
• REPINS instruction is used to __________
  ক

  Transfer a block of data serially from an Input device to the processor

  খ

  Transfer a block of data parallelly from Input device to the processor

  গ

  Transfer a block of data serially from an Input device to the output device

  ঘ

  Transfer a block of data parallelly from Input device to the output device
• __________ instruction is used to check the bit of the condition flags.
  ক

  TEST

  খ

  TB

  গ

  CHECK

  ঘ

  BT
• The instruction used to cause unconditional jump is ________
  ক

  UJG

  খ

  JG

  গ

  JMP

  ঘ

  GOTO
• .data directive is used _________
  ক

  To indicate the ending of the data section

  খ

  To indicate the beginning of the data section

  গ

  To declare all the source operands

  ঘ

  To Initialize the operands
• The __________ directive is used to allocate 4 bytes of memory.
  ক

  DD

  খ

  ALLOC

  গ

  RESERVE

  ঘ

  SPACE
• The bit present in the op code, indicating which of the operands is the source is called as ________
  ক

  SRC bit

  খ

  Indirection bit

  গ

  Direction bit

  ঘ

  FRM bit
• The instructions of IA-32 machines are of length up to ______
  ক

  4 bytes

  খ

  8 bytes

  গ

  16 bytes

  ঘ

  12 bytes
• The LEA mnemonic is used to __________
  ক

  Load the effective address of an instruction

  খ

  Load the values of operands onto an accumulator

  গ

  Declare the values as global constants

  ঘ

  Store the outcome of the operation at a memory location
• The instruction JG loop does ______
  ক

  jumps to the memory location loop if the result of the most recent arithmetic op is even

  খ

  jumps to the memory location loop if the result of the most recent arithmetic op is greater than 0

  গ

  jumps to the memory location loop if the test condition is satisfied with the value of loop

  ঘ

  none of the mentioned
• The instruction, ADD R1, R2, R3 is decoded as ___________ ++ b) R3<-+ c) R3<-++ d) R1<-+
  ক

  R1<-++

  খ

  R1

  গ

  R1

  ঘ

  R1
• The IA-32 processor can switch between 16 bit operation and 32 bit operation with the help of instruction prefix bit.
  ক

  True

  খ

  False
• The register used to serve as PC is called as ___________
  ক

  Indirection register

  খ

  Instruction pointer

  গ

  R-32

  ঘ

  None of the mentioned
• In IA-32 architecture along with the general flags, the other conditional flags provided are ___________
  ক

  IOPL

  খ

  IF

  গ

  TF

  ঘ

  All of the mentioned
• IOPL stands for ________
  ক

  Input/Output Privilege level

  খ

  Input Output Process Link

  গ

  Internal Output Process Link

  ঘ

  Internal Offset Privilege Level
• The PC is incorporated with the help of general purpose registers.
  ক

  True

  খ

  False
• The IA-32 architecture associates different parts of memory called __________ with different usages.
  ক

  Frames

  খ

  Pages

  গ

  Tables

  ঘ

  Segments
• The size of the floating registers can be extended upto _________
  ক

  128 bit

  খ

  256 bit

  গ

  80 bit

  ঘ

  64 bit
• The Floating point registers of IA-32 can operate on operands up to ___________
  ক

  128 bit

  খ

  256 bit

  গ

  80 bit

  ঘ

  64 bit
• The floating point numbers are stored in general purpose register in IA-32.
  ক

  True

  খ

  False
• The addressing method used in IA-32 is ____________
  ক

  Little Endian

  খ

  Big Endian

  গ

  X-Little Endian

  ঘ

  Both Little and Big Endian
• The address space of the IA-32 is __________
  ক

  216

  খ

  232

  গ

  264

  ঘ

  28
• The pseudo instruction used to load an address into the register is _________
  ক

  LOAD

  খ

  ADR

  গ

  ASSIGN

  ঘ

  PSLOAD