Bissoy.com
Doctors Medicines MCQs Q&A

Related Questions

The following are some events that occur after a device controller issues an interrupt while process L is under execution? (P) The processor pushes the process status onto the control stack. (Q) The processor finishes the execution of the current instruction. (R) The processor executes the interrupt service routine. (S) The processor pops the process status of from the control stack. (T) The processor loads the new PC value based on the interrupt. Which one of the following is the correct order in which the events above occur?
Consider a 32-bit processor which supports 70 instructions. Each instruction is 32 bit long and has 4 fields namely opcode, two register identifiers and an immediate operand of unsigned integer type. Maximum value of the immediate operand that can be supported by the processor is 8191. How many registers the processor has?
Assume that we test the performance of two processors, P1 and P2, on a program. We find the following about each: Processor P1 has a CPI of 2 and executes 2 billion instructions per second. Processor P2 has a CPI of 1 and executes 8 billion instructions per second. Which processor has higher performance on this program? (Recall that CPI stands for Cycles Per Instruction.)
What is the instruction set used by ARM7?
How many registers are there in ARM7?
ARM7 has an in-built debugging device?
What is the capability of ARM7 f instruction for a second?
Which of the following has the same instruction set as ARM7?
What are the no of pins that are in the ARM7 processors?
Consider the following processor design characteristics. I. Register-to-register arithmetic operations only II. Fixed-length instruction format III. Hardwired control unit Which of the characteristics above are used in the design of a RISC processor?