Bissoy.com
Doctors Medicines MCQs Q&A

Assume that we test the performance of two processors, P1 and P2, on a program. We find the following about each: Processor P1 has a CPI of 2 and executes 2 billion instructions per second. Processor P2 has a CPI of 1 and executes 8 billion instructions per second. Which processor has higher performance on this program? (Recall that CPI stands for Cycles Per Instruction.)

Assume that we test the performance of two processors, P1 and P2, on a program. We find the following about each: Processor P1 has a CPI of 2 and executes 2 billion instructions per second. Processor P2 has a CPI of 1 and executes 8 billion instructions per second. Which processor has higher performance on this program? (Recall that CPI stands for Cycles Per Instruction.) Correct Answer Not enough information to cell

The correct answer is option 1.

Concept:

The given data,

The processor P1 clock speed = 2  Cycles Per Instruction.

The processor P1 execution speed = 2 billion instructions per second.

The processor P2 clock speed = 1  Cycles Per Instruction.

The processor P2 execution speed = 8 billion instructions per second.

 Higher performance=?

In general, a higher clock speed means a faster CPU. However, many other factors come into play. Your CPU processes many instructions (low-level calculations like arithmetic) from different programs every second. The clock speed measures the number of cycles your CPU executes per second, measured in GHz (gigahertz).

Hence the given information is not sufficient to compare the performance.

Hence the correct answer is not enough information to the cell.

Related Questions

A 5-stage pipelined processor has Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Perform Operation (PO) and Write Operand (WO) stages. The IF, ID, OF and WO stages take 1 clock cycle each for any instruction. The PO stage takes 1 clock cycle for ADD and SUB instructions, 3 clock cycles for MUL instruction, and 6 clock cycles for DIV instruction respectively. Operand forwarding is used in the pipeline. What is the number of clock cycles needed to execute the following sequence of instructions? Instruction Meaning of instruction I0 : MUL R2, R0, R1 R2← R0 * R1 I1 : DIV R5, R3, R4 R5 ← R3 / R4 I2 : ADD R2, R5, R2 R2 ← R5 + R2 I3 : SUB R5, R2, R6 R5 ← R2 – R6
On a non-pipelined sequential processor, a program segment, which is a part of the interrupt service routine, is given to transfer 500 bytes from an I/O device to memory.     Initialize the address register     Initialize the count to 500 LOOP: Load a byte from device     Store in memory at address given by address register     Increment the address register     Decrement the count     If count! = 0 go to LOOP Assume that each statement in this program is equivalent to a machine instruction which takes one clock cycle to execute if it is a non-load/store instruction. The load-store instructions take two clock cycles to execute. The designer of the system also has an alternate approach of using the DMA controller to implement the same transfer. The DMA controller requires 20 clock cycles for initialization and other overheads. Each DMA transfer cycle takes two clock cycles to transfer one byte of data from the device to the memory. What is the approximate speedup when the DMA controller based design is used in place of the interrupt driven program based input-output?
The following code segment is executed on a processor which allows only register operands in its instructions. Each instruction can have atmost two source operands and one destination operand. Assume that all variables are dead after this code segment. c = a + b; d = c * a; e = c + a; x = c * c; if (x > a) {     y = a * a; } else {      d = d * d;      e = e * e; } Suppose the instruction set architecture of the processor has only two registers. The only allowed compiler optimization is code motion, which moves statements from one place to another while preserving correctness. What is the minimum number of spills to memory in the compiled code?
The following are some events that occur after a device controller issues an interrupt while process L is under execution? (P) The processor pushes the process status onto the control stack. (Q) The processor finishes the execution of the current instruction. (R) The processor executes the interrupt service routine. (S) The processor pops the process status of from the control stack. (T) The processor loads the new PC value based on the interrupt. Which one of the following is the correct order in which the events above occur?
Two lady cyclists A and B start from the same point. A cycles 3.5 km West, then turns to her right and cycles 7 km. B cycles 1 km East, then turns North and cycles 7 km, then turns to her left and cycles 2 km. Where is B with respect to A now?
Two lady cyclists A and B start from the same point. A cycles 3.5 km West, then turns to her right and cycles 7 km. B cycles 1 km East, then turnsNorth and cycles 7 km, then turns to her left and cycles 2 km. Where is B with respect to A now?
Consider the following statements with respect to Consumer Price Index and Wholesale Price Index in India: 1. The WPI is calculated for only goods and CPI is calculated for both goods and services.  2. The WPI is published by the Office of the Economic Advisor in the Ministry of Commerce and Industry while the CPI is published by the Central Statistical Office. 3. The WPI is published on a weekly basis for primary articles and fuel and power and is published monthly for the rest of the items, whereas the CPI is released on a monthly basis. 4. The WPI measures inflation in the initial stages of the supply chain whereas the CPI measure inflation in the later stages of the supply chain. Which among the above given statements are correct?
In the following question, out of the four alternatives, select the alternative which best expresses the meaning of idiom/phrase. The CPI and the CPI(M) in Kerala are at daggers drawn after Eldo Abraham, CPI legislator, was hurt in police baton charge during a CPI protest on Tuesday.
A postman starts from the post office and cycles 13 km south, then turns west and cycles 10 km, then turns north and cycles 8 km, then turns east and cycles 2 km and then turns to his left and cycles 5 km. Where is he now with reference to his starting position?
Ashish cycles 11 km south, then turns west and cycles 8 km, then turns north and cycles 6 km, then turns east and cycles 2 km, then turns to his left and cycles 5 km. Where is he now with reference to his starting position?