Bissoy.com
Doctors Medicines MCQs Q&A

Which of the following instruction processing activity of the CPU can be pipelined? 1. Instruction encoding 2. Operand loading 3. Operand storing

Which of the following instruction processing activity of the CPU can be pipelined? 1. Instruction encoding 2. Operand loading 3. Operand storing Correct Answer 2 and 3 only

Concept:

Pipeline: It is the process of arrangement of Hardware elements of the CPU such that its overall performances in increased.

Simultaneous execution of more than an instruction takes place in the pipeline processor.

→ Pipeline stages:

1) Instruction fetch

2) Instruction Decode

3) Instruction execute

4) Memory Access

5) Write back

Execution time in the pipeline: 

Epipeline = (K + n - 1) Tclk

K → segment

n → no. of task

Explanation:

Operand loading and operand storing are independent operations, hence these two can be pipelined.

1. Encoding of instruction must include opcode, operands, and address information.

2. Encoding represents the entire instruction as a binary value so it can not be pipelined.

Option (b) is the correct choice.

Related Questions

A 5-stage pipelined processor has Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Perform Operation (PO) and Write Operand (WO) stages. The IF, ID, OF and WO stages take 1 clock cycle each for any instruction. The PO stage takes 1 clock cycle for ADD and SUB instructions, 3 clock cycles for MUL instruction, and 6 clock cycles for DIV instruction respectively. Operand forwarding is used in the pipeline. What is the number of clock cycles needed to execute the following sequence of instructions? Instruction Meaning of instruction I0 : MUL R2, R0, R1 R2← R0 * R1 I1 : DIV R5, R3, R4 R5 ← R3 / R4 I2 : ADD R2, R5, R2 R2 ← R5 + R2 I3 : SUB R5, R2, R6 R5 ← R2 – R6
For a pipelines CPU with a single ALU, consider the following : A. The j + 1st instruction uses the result of jth instruction as an operand B. Conditional jump instruction C. jth and j + 1st instructions require ALU at the same time Which one of the above causes a hazard?
You install and run a third-party 32-bit application named Application on your Windows 2000 Server computer. After several days, the application stops responding. You open Task Manager and find that the CPU usage is at 100 percent. The normal range of CPU usage on the server is from 20 percent to 30 percent You end the application. However, you see that the CPU on the server is still at 100 percent. Task Manager shows no other applications running. You then examine the Processes page in Task Manager and confirm that the Application.exe process is no longer running. You want to return the CPU usage to its normal range. What should you do?
A CPU has 12 registers and uses 6 addressing modes. RAM is 64K × 32. What is the maximum size of the op-code field if the instruction has a register operand and a memory address operand?
The instruction that shifts the specified number of bits in the instruction, from the upper side of the source operand into the lower side of the destination operand is
In some pipelined systems, a different instruction is used to add to numbers which can affect the flags upon execution. That instruction is _______
On a non-pipelined sequential processor, a program segment, which is a part of the interrupt service routine, is given to transfer 500 bytes from an I/O device to memory.     Initialize the address register     Initialize the count to 500 LOOP: Load a byte from device     Store in memory at address given by address register     Increment the address register     Decrement the count     If count! = 0 go to LOOP Assume that each statement in this program is equivalent to a machine instruction which takes one clock cycle to execute if it is a non-load/store instruction. The load-store instructions take two clock cycles to execute. The designer of the system also has an alternate approach of using the DMA controller to implement the same transfer. The DMA controller requires 20 clock cycles for initialization and other overheads. Each DMA transfer cycle takes two clock cycles to transfer one byte of data from the device to the memory. What is the approximate speedup when the DMA controller based design is used in place of the interrupt driven program based input-output?
Which of the following statements are correct? 1. Pseudo instruction is a machine instruction. 2. A pseudo instruction is an instruction to the assembler. 3. The ORG (origin) is an example of pseudo instruction. 4. It is not possible to use ORG more than once in a program. Select the correct answer using the code given below.
New CPU whose instruction set includes the instruction set of its predecessor CPU is said to be ___________ with its predecessor.
Consider the following statements. I. Daisy chaining is used to assign priorities in attending interrupts. II. When a device raises a vectored interrupt, the CPU does polling to identify the source of interrupt. III. In polling, the CPU periodically checks the status bits to know if any device needs its attention. IV. During DMA, both the CPU and DMA controller can be bus masters at the same time. Which of the above statements is/are TRUE?