In synchronous reset, reset is sampled with respect to _______
In synchronous reset, reset is sampled with respect to _______ Correct Answer Clock signal
In synchronous reset, the reset signal is sampled with respect to the clock signal. After the reset signal is enabled, it won’t change until the next active clock edge. The output will change only with the positive edge of the clock.
মোঃ আরিফুল ইসলাম
Feb 20, 2025
