Bissoy.com
Doctors Medicines MCQs Q&A

A combinational circuit is built using a D flip-flop with a propagation delay of 20ns and setup time of 30ns. Another multiplexer used has a combinational circuit delay of 10ns. What is the minimum clock period should be applied to the circuit to operate properly?

A combinational circuit is built using a D flip-flop with a propagation delay of 20ns and setup time of 30ns. Another multiplexer used has a combinational circuit delay of 10ns. What is the minimum clock period should be applied to the circuit to operate properly? Correct Answer 60ns

The minimum clock period is given as t(clk)min = t(p) + t(c) + t(su) here, t(p) = 20ns t(c) = 10ns t(su) = 30ns Hence, t(clk)min = (20 + 10 + 30)ns = 60ns

Related Questions

Which one of the following is the correct sequence of various stages of operating cycle of a manufacturing company?  1. Raw material conversion period, work-in-progress conversion period, Finished goods conversion period, Receivables conversion period 2. Raw material conversion period, work-in-progress conversion period, Creditors payment period, Receivables conversion period 3. Creditor payment period. Raw material conversion period, Receivables conversion period, work-in- progress conversion period 4. Raw material conversion period, Finished goods conversion period, work-in- progress conversion period. Receivables conversion period 
Based on the paragraph given below answer the following question: The traditional methods of combinational circuits involve simplification and realization using gates. Using these methods, complex functions have been integrated and are easily available in IC form. There is an attractive array of devices like a multiplexer, demultiplexer, decoders, comparators, parity generators/checkers, which significantly reduce IC package count there by reducing the system cost. The system design is greatly simplified because the laborious and time-consuming simplification methods are generally not required with these devices. This also improves the reliability of the system by reducing the number of external wired connections. But they have some limitations as well. Different memories like ROM, PROM can also be used to implement combinational circuits without much simplification.   Consider the following digital circuits. 1. Multiplexers 2. Read Only Memories 3. D-latch 4. Circuit as shown in figure below Which of these come under the class of combinational circuits?
Based on the paragraph given below answer the following question: The traditional methods of combinational circuits involve simplification and realization using gates. Using these methods, complex functions have been integrated and are easily available in IC form. There is an attractive array of devices like a multiplexer, demultiplexer, decoders, comparators, parity generators/checkers, which significantly reduce IC package count there by reducing the system cost. The system design is greatly simplified because the laborious and time-consuming simplification methods are generally not required with these devices. This also improves the reliability of the system by reducing the number of external wired connections. But they have some limitations as well. Different memories like ROM, PROM can also be used to implement combinational circuits without much simplification. The minimum number of selection lines required for selecting one of the 16 inputs are:
There are 3 clocks located at California, Berlin and Beijing respectively. If the hour hand of the clock at California is rotated by 270 degrees, then it will show same time as clock in Berlin. If the hour hand of clock in Berlin is rotated by 180 degrees, then it will show same time as clock in Beijing. If time at clock at Beijing is 8 : 30 PM what time is clock at California showing?
Based on the paragraph given below answer the following question: The traditional methods of combinational circuits involve simplification and realization using gates. Using these methods, complex functions have been integrated and are easily available in IC form. There is an attractive array of devices like a multiplexer, demultiplexer, decoders, comparators, parity generators/checkers, which significantly reduce IC package count there by reducing the system cost. The system design is greatly simplified because the laborious and time-consuming simplification methods are generally not required with these devices. This also improves the reliability of the system by reducing the number of external wired connections. But they have some limitations as well. Different memories like ROM, PROM can also be used to implement combinational circuits without much simplification. A logic circuit required for converting BCD Code to 7 segment Code is known as:
The propagation delays of the XOR gate, AND gate, and multiplexer (MUX) in the circuit shown in the figure are 4 ns, 2 ns, and 1 ns, respectively. If all the inputs P, Q, R, S, and T are applied simultaneously and held constant the maximum propagation delay of the circuit is
Based on the paragraph given below answer the following question: The traditional methods of combinational circuits involve simplification and realization using gates. Using these methods, complex functions have been integrated and are easily available in IC form. There is an attractive array of devices like a multiplexer, demultiplexer, decoders, comparators, parity generators/checkers, which significantly reduce IC package count there by reducing the system cost. The system design is greatly simplified because the laborious and time-consuming simplification methods are generally not required with these devices. This also improves the reliability of the system by reducing the number of external wired connections. But they have some limitations as well. Different memories like ROM, PROM can also be used to implement combinational circuits without much simplification.   A ROM is to be used to implement a “Squarer”, which outputs the square of a 3-bit number. What must be the size of the ROM?
Consider the following statements: 1. Race-around condition occurs in a JK flipflop when the inputs are 1, 1 2. A flip-flop is used to store one bit of information 3. A transparent latch consists of D-type flipflops 4. Master-slave configuration is used in a flipflop to store two bits of information Which of the above statements are correct?
Based on the paragraph given below answer the following question: The traditional methods of combinational circuits involve simplification and realization using gates. Using these methods, complex functions have been integrated and are easily available in IC form. There is an attractive array of devices like a multiplexer, demultiplexer, decoders, comparators, parity generators/checkers, which significantly reduce IC package count thereby reducing the system cost. The system design is greatly simplified because the laborious and time-consuming simplification methods are generally not required with these devices. This also improves the reliability of the system by reducing the number of external wired connections. But they have some limitations as well. Different memories like ROM, PROM can also be used to implement combinational circuits without much simplification. In a BCD Subtractor if the sum of minuend and the nine’s complement of the subtrahend is not a valid BCD Code, then which binary number is added to the sum to get the correct answer?
Three friends converted the time of 24 hours clock in that of 12 hour clock as follows: Name of the children Time in 24 hour clock Time in 12 hour clock Cheeku 23:45 11:45 pm Bittu  16:30 04:30 am Pinki 19:28 07:28 pm Who has shown incorrect time in 12 hour clock?