Bissoy.com
Doctors Medicines MCQs Q&A

A 4-bit ripple counter consists of flip-flops, which each have a propagation delay from clock to Q output of 15 ns. For the counter to recycle from 1111 to 0000, it takes a total of ____________

A 4-bit ripple counter consists of flip-flops, which each have a propagation delay from clock to Q output of 15 ns. For the counter to recycle from 1111 to 0000, it takes a total of ____________ Correct Answer 60 ns

Since a counter is constructed using flip-flops, therefore, the propagation delay in the counter occurs only due to the flip-flops. One bit change is 15 ns, so 4-bit change = 15 * 4 = 60.

Related Questions

A 4-bit ripple counter consists of flip-flops, which each have a propagation delay from clock to Q output of 15 ns. For the counter to recycle from 1111 to 0000, it takes a total of ________
Which of the given number has its IEEE-754 32-bit floating-point representation as (0 10000000 110 0000 0000 0000 0000 0000) 
The fresh feed to an ammonia synthesis reactor contains nitrogen, hydrogen and 2.0 mole per cent inerts. The molar ratio of H2:N2 is 3:1. The product stream consists of pure ammonia. Since conversion in the reactor is only 15%, a recycle stream is used and in order to avoid build-up of inerts, a purge stream is withdrawn. The rate of purge stream is adjusted to keep inert concentration in the recycle stream at 8 mole per cent. For a fresh feed rate of 100 moles/hr. Note that recycle stream contains only nitrogen, hydrogen and inerts. The N2:H2 ratio of 1:3 is maintained in every process stream, and calculate the moles of nitrogen entering the reactor and in the recycle stream?
The fresh feed to an ammonia synthesis reactor contains nitrogen, hydrogen and 2.0 mole per cent inerts. The molar ratio of H2:N2 is 3:1. The product stream consists of pure ammonia. Since conversion in the reactor is only 15%, a recycle stream is used and in order to avoid build-up of inerts, a purge stream is withdrawn. The rate of purge stream is adjusted to keep inert concentration in the recycle stream at 8 mole per cent. For a fresh feed rate of 100 moles/hr. Note that recycle stream contains only nitrogen, hydrogen and inerts. The N2:H2 ratio of 1:3 is maintained in every process stream, and calculate the number of moles, moles of inerts and moles of hydrogen in the recycle stream?
A 5-bit asynchronous binary counter is made up of five flip-flops, each with a 12 ns propagation delay. The total propagation delay (tp(total)) is ____________
In the question two statements are given, followed by two conclusions, I and II. You have to consider the statements to be true even if it seems to be at variance from commonly known facts. You have to decide which of the given conclusions, if any, follows from the given statements. Statement I: Some flipflops are slippers Statement II: Some footwear are flipflops Conclusion I: All slippers are footwear Conclusion II: All footwear are slippers
In the question two statements are given, followed by two conclusions, I and II. You have to consider the statements to be true even if it seems to be at variance from commonly known facts. You have to decide which of the given conclusions, if any, follows from the given statements. Statement I: Some flipflops are slippers Statement II: Some footwear are flipflops Conclusion I: All slippers are footwear Conclusion II: All footwear are slippers
Convert the 1000 0000 0000 1111 signed binary number to decimal number.
On a non-pipelined sequential processor, a program segment, which is a part of the interrupt service routine, is given to transfer 500 bytes from an I/O device to memory.     Initialize the address register     Initialize the count to 500 LOOP: Load a byte from device     Store in memory at address given by address register     Increment the address register     Decrement the count     If count! = 0 go to LOOP Assume that each statement in this program is equivalent to a machine instruction which takes one clock cycle to execute if it is a non-load/store instruction. The load-store instructions take two clock cycles to execute. The designer of the system also has an alternate approach of using the DMA controller to implement the same transfer. The DMA controller requires 20 clock cycles for initialization and other overheads. Each DMA transfer cycle takes two clock cycles to transfer one byte of data from the device to the memory. What is the approximate speedup when the DMA controller based design is used in place of the interrupt driven program based input-output?
A clock strikes once at 1 o'clock, twice at 2 o'clock and thrice at 3 o'clock, and so on. If it takes 12 seconds to strike at 5 o'clock, what is the time taken by it to strike at 10 o'clock?