Bissoy.com
Doctors Medicines MCQs Q&A

Which of the following exception generated by MMX is the same type of memory access exception as the X86 instructions?

Which of the following exception generated by MMX is the same type of memory access exception as the X86 instructions? Correct Answer all of the mentioned

The MMX instruction set generates the same type of memory access exception as the X86 instructions namely; page fault, segment does not present and limit violation.

Related Questions

Which one of the following four addresses is NOT EXACTLY the same as the one given below? Private Bag X86, Halfway House, Number-1685, S. Africa i. Private Bag X86, Halfway House, Number-1885, S. Africa ii. Private Bag X86, Halfway House, Number-1685, S. Africa iii. Private Bag X86, Halfway House, Number-1685, S. Africa iv. Private Bag X86, Halfway House, Number-1685, S. Africa
Consider a process executing on an operating system that uses demand paging. The average time for a memory access in the system is M units if the corresponding memory page is available in memory, and D units if the memory access causes a page fault. It has been experimental measured that the average time taken for a memory access in the process is X units. Which one of the following is the correct expression for the page fault rate experienced by the process?
Assume a memory access to main memory on a cache "miss" takes 30 ns and a memory access to the cache (on a cache "hit") takes 3 ns. If 80% of the processor's memory requests results in a cache "hit", what is the average memory access time?
With regard to computer memory, which of the following statement(s) is/are TRUE?  (A) Cache memory is 'volatile' memory. (B) Magnetic memory is 'volatile' memory.  (C) Flash memory is 'volatile' memory. (D) RAM is 'volatile' memory. Choose the correct answer from the option given below:
After a sequence of MMX instructions is executed, the MMX registers should be cleared by an instruction,
The instruction of MMX that is essential when a floating-point routine calls an MMX routine or viceversa is
In a paged memory, the page hit ratio is 0.35. The required to access a page in secondary memory is equal to 100 ns. The time required to access a page in primary memory is 10 ns. The average time required to access a page is?
Consider the following code sequence having five instructions I1 to I5. Each of these instructions has the following format. OP Ri, Rj, Rk Where operation OP is performed on contents of registers Rj and Rk and the result is stored in register Ri I1: ADD R1, R2, R3 I2: MUL R7, R1, R3 I3: SUB R4, R1, R5 I4: ADD R3, R2, R4 I5: MUL R7, R8, R9 Consider the following three statements. S1: There is an anti-dependence between instructions I2 and I5 S2: There is an anti-dependence between instructions I2 and I4 S3: Within an instruction pipeline an anti-dependence always creates one or more stalls Which one of the above statements is/are correct?
A computer which issues instructions in order, has only 2 registers and 3 opcodes ADD, SUB and MOV. Consider 2 different implementations of the following basic block: Case 1   Case 2 t1 = a + b;    t2 = c + d; t2 = c + d;    t3 = e – t2; t3 = e – t2;    t1 = a + b; t4 = t1 – t2;    t4 = t1 – t2;   Assume that all operands are initially in memory. Final value of computation also has to reside in memory. Which one is better in terms of memory and by how many MOV instructions?
Consider evaluating the following expression tree on a machine with load-store Architecture in which memory can be accessed only through load and store instructions. The variables a, b, c, d and e are initially stored in memory. The binary operators used in this expression tree can be evaluated by the machine only when the operands are in registers. The instructions produce result only in a register. If no intermediate results can be stored in memory, what is the minimum number of registers needed to evaluate this expression?