Bissoy.com
Doctors Medicines MCQs Q&A

The sub-routine service procedure is similar to that of the interrupt service routine in ________

The sub-routine service procedure is similar to that of the interrupt service routine in ________ Correct Answer Method of context switch & Process execution

The Subroutine service procedure is the same as the interrupt service routine in all aspects, except the fact that interrupt might not be related to the process being executed.

Related Questions

A computer handles several interrupt sources of which the following are relevant for this question. Interrupt from CPU temperature sensor (raises interrupt if CPU temperature is too high) Interrupt from Mouse (raises interrupt if the mouse is moved or a button is pressed) Interrupt from Keyboard (raises interrupt when a key is pressed or released) Interrupt from Hard Disk (raises interrupt when a disk read is completed) Which one of these will be handled at the HIGHEST priority?
A portion of the main program to call a subroutine SUB in an 8085 environment is given below. \(\begin{matrix}:\\\ :\\\ \rm LXI&\rm D,DISP\\\ \rm LP:\ \ \ \ \ CALL\ \ \ \ \ \ \ \ \ &\rm SUB\ \ \ \ \ \\\ :\\\ :\end{matrix}\) It is desired that control be returned to LP + DISP + 3 when the RET instruction is executed in the subroutine. The set of instructions that precede the RET instruction in the subroutine are:
In a microprocessor, the service routine for a certain interrupt starts from a fixed location of memory which cannot be externally set, but the interrupt can be delayed or rejected. Such an interrupt is  
The following are some events that occur after a device controller issues an interrupt while process L is under execution? (P) The processor pushes the process status onto the control stack. (Q) The processor finishes the execution of the current instruction. (R) The processor executes the interrupt service routine. (S) The processor pops the process status of from the control stack. (T) The processor loads the new PC value based on the interrupt. Which one of the following is the correct order in which the events above occur?
On a non-pipelined sequential processor, a program segment, which is a part of the interrupt service routine, is given to transfer 500 bytes from an I/O device to memory.     Initialize the address register     Initialize the count to 500 LOOP: Load a byte from device     Store in memory at address given by address register     Increment the address register     Decrement the count     If count! = 0 go to LOOP Assume that each statement in this program is equivalent to a machine instruction which takes one clock cycle to execute if it is a non-load/store instruction. The load-store instructions take two clock cycles to execute. The designer of the system also has an alternate approach of using the DMA controller to implement the same transfer. The DMA controller requires 20 clock cycles for initialization and other overheads. Each DMA transfer cycle takes two clock cycles to transfer one byte of data from the device to the memory. What is the approximate speedup when the DMA controller based design is used in place of the interrupt driven program based input-output?
In serial port interrupt, after the control is transferred to the interrupt service routine, the flag that is cleared is
A microprocessor accepts external interrupts (Ext INT) through a Programmable Interrupt Controller as shown in the figure. Assuming vectored interrupt, a correct sequence of operations when a single external interrupt (Ext INT1) is received will be :
Consider the following statements: The 8259A Programmable Interrupt Controller can 1. Manage eight interrupts 2. Vector can interrupt request anywhere in the memory map 3. Have an 8-bit or 16-bit interval between interrupt vector locations 4. Be initialized with operational command words Which of the above statements are correct?
The priority level of an interrupt of 8051 for which SI(serial interrupt) interrupt is programmed is
The _________ determines the cause of the interrupt, performs the necessary processing and executes a return from the interrupt instruction to return the CPU to the execution state prior to the interrupt.