Bissoy.com
Doctors Medicines MCQs Q&A

Which of the following instructions of 8085 are the examples of implied addressing? 1. CMA 2. IN byte 3. RET

Which of the following instructions of 8085 are the examples of implied addressing? 1. CMA 2. IN byte 3. RET Correct Answer 1 and 3 only

Implied addressing mode: In this, an operand is present in the instruction itself. Zero address instructions are designed with this addressing mode.

CMA and RET instruction are zero address instructions. The operand is present in this instruction only.

In the instruction IN byte, an address is specified in the instruction and hence is not following the implied addressing mode.

Related Questions

A portion of the main program to call a subroutine SUB in an 8085 environment is given below. \(\begin{matrix}:\\\ :\\\ \rm LXI&\rm D,DISP\\\ \rm LP:\ \ \ \ \ CALL\ \ \ \ \ \ \ \ \ &\rm SUB\ \ \ \ \ \\\ :\\\ :\end{matrix}\) It is desired that control be returned to LP + DISP + 3 when the RET instruction is executed in the subroutine. The set of instructions that precede the RET instruction in the subroutine are:
In 8085 microprocessor CMA, RLC, RRC instructions are examples of which addressing mode?
Which of the following are legal lines of Java code?
1. int w = (int)888.8;2. byte x = (byte)100L;3. long y = (byte)100;4. byte z = (byte)100L;
With reference to 8085 microprocessor, which of the following statements are correct? 1. INR is 1-byte instruction 2. OUT is 2-byte instruction 3. STA is 3-byte instruction
After the following instructions of 8085 microprocessor is executed the registers BC and HL will contain what values? LXI SP, 2099H LXI B, 424FH LXI H, 64A5H PUSH B PUSH H POP B POP H RET
Suppose you are compiling on a machine with 1-byte chars, 2-byte shorts, 4-byte ints, and 8-byte doubles, and with alignment rules that require the address of every primitive data element to be an integer multiple of the element's size. Suppose further that the compiler is not permitted to reorder fields: padding is used to ensure alignment. How much space will be consumed by the following array? struct { short s; char c; short t; char d; double r; int i; } A[10]; /*10-element array of structs*/
With reference to 8085 microprocessor, which of the following statements are correct? 1. The DAD instruction adds the contents of the specified register pair to the contents of the DE register pair 2. The program counter is an instruction pointer 3. Whenever an instruction uses the HL pointer, the addressing is called indirect addressing. 4. HL register pair is also called data pointer
In 8085 which addressing mode is also called inherent addressing?
What happens when the RET statement is executed in 8085 μp? (a) Program counter is cleared (b) Control is transferred from the subroutine to the main program (c) Returning address is loaded into the accumulator (d) Returning address is loaded into the program counter from the top of the stack The correct answer is:
Consider the following code sequence having five instructions I1 to I5. Each of these instructions has the following format. OP Ri, Rj, Rk Where operation OP is performed on contents of registers Rj and Rk and the result is stored in register Ri I1: ADD R1, R2, R3 I2: MUL R7, R1, R3 I3: SUB R4, R1, R5 I4: ADD R3, R2, R4 I5: MUL R7, R8, R9 Consider the following three statements. S1: There is an anti-dependence between instructions I2 and I5 S2: There is an anti-dependence between instructions I2 and I4 S3: Within an instruction pipeline an anti-dependence always creates one or more stalls Which one of the above statements is/are correct?