Bissoy.com
Doctors Medicines MCQs Q&A

 In which addressing mode, the operand is given explicitly in the instruction (Example instruction : ADD R4,

 In which addressing mode, the operand is given explicitly in the instruction (Example instruction : ADD R4, Correct Answer Immediate mode  

Concept:

The different ways that a processor can access data are referred to as addressing mode. 

Explanation:

Absolute mode: In this addressing mode, the address of location of the operand is given explicitly as  a part of the instruction. This addressing mode is also known as direct addressing mode. 

Register indirect mode : In this, effective address of operand is the contents of a register. Example :  MOVE A, (R0).

Immediate mode : In this addressing mode, operand is given explicitly in the instruction. Example : ADD R4, #3.

Base indexed mode : The effective address of the operand is generated by adding a constant value to the content of a register.

Related Questions

A 5-stage pipelined processor has Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Perform Operation (PO) and Write Operand (WO) stages. The IF, ID, OF and WO stages take 1 clock cycle each for any instruction. The PO stage takes 1 clock cycle for ADD and SUB instructions, 3 clock cycles for MUL instruction, and 6 clock cycles for DIV instruction respectively. Operand forwarding is used in the pipeline. What is the number of clock cycles needed to execute the following sequence of instructions? Instruction Meaning of instruction I0 : MUL R2, R0, R1 R2← R0 * R1 I1 : DIV R5, R3, R4 R5 ← R3 / R4 I2 : ADD R2, R5, R2 R2 ← R5 + R2 I3 : SUB R5, R2, R6 R5 ← R2 – R6
In which addressing mode the operand is given explicitly in the instruction?
In which addressing mode, the address of the location of the operand is given explicitly as a part of the instruction.
In which addressing mode the effective address of the operand is the contents of a register specified in the instruction and after accessing the operand, the contents of this register is incremented to point to the next item in the list?
Assume that multiplying a matrix G1 of dimension ? × ? with another matrix G2 of dimension ? × ? requires ??? scalar multiplications. Computing the product of n matrices G1G2G3…Gn can be done by parenthesizing in different ways. Define Gi Gi+1 as an explicitly computed pair for a given paranthesization if they are directly multiplied. For example, in the matrix multiplication chain G1G2G3G4G5G6 using parenthesization (G1(G2G3))(G4(G5G6)), G2G3 and G5G6 are the only explicitly computed pairs.Consider a matrix multiplication chain F1F2F3F4F5, where matrices F1, F2, F3, F4 and F5 are of dimensions 2 × 25, 25 × 3, 3 × 16, 16 × 1 and 1 × 1000, respectively. In the parenthesization of F1F2F3F4F5 that minimizes the total number of scalar multiplications, the explicitly computed pairs is/are
A CPU has 12 registers and uses 6 addressing modes. RAM is 64K × 32. What is the maximum size of the op-code field if the instruction has a register operand and a memory address operand?
Consider a hypothetical processor with an instruction of type LW R1, 20(R2), which during execution reads a 32-bit word from memory and stores it in a 32-bit register R1. The effective address of the memory location is obtained by the addition of constant 20 and the contents of register R2. Which of  the  following best reflects the addressing mode implemented by this instruction for the operand in memory?
Consider a hypothetical processor with an instruction of type LW R1, 20 (R2), which during execution reads a 32-bit word from memory and stores it in a 32-bit register R1. The effective address of the memory location is obtained by the addition of a constant 20 and the contents of register R2. Which of the following best reflects the addressing mode implemented by this instruction for the operand in memory?
Which of the following memory-based addressing mode satisfies the below statements? 1. The address of the memory location that holds the operand is included in the instruction. 2. The effective address is the address part of the instruction. 3. It is used to access the static variables.
With reference to 8085 microprocessor, which of the following statements are correct? 1. The DAD instruction adds the contents of the specified register pair to the contents of the DE register pair 2. The program counter is an instruction pointer 3. Whenever an instruction uses the HL pointer, the addressing is called indirect addressing. 4. HL register pair is also called data pointer