Bissoy.com
Doctors Medicines MCQs Q&A

What is the disadvantage of binary weighted type DAC?

What is the disadvantage of binary weighted type DAC? Correct Answer Require wide range of resistors

For better resolution of output, the input binary word length has to be increased. As the number of bit increases, the range of resistance value increases.

Related Questions

Which of the following is true about weighted majority votes?
1. We want to give higher weights to better performing models
2. Inferior models can overrule the best model if collective weighted votes for inferior models is higher than best model
3. Voting is special case of weighted voting
How to overcome the limitation of binary weighted resistor type DAC?
Which of the following is/are correct about a strictly binary tree? A. A binary tree is called strictly binary tree if every non-­leaf node of it has non empty left and right sub tree B. In strictly binary tree can have two children or no child C. A strictly binary tree with n leaves always contact 2n­-1 nodes
Which of the following is a binary weighted DAC?
Why the switches used in weighted resistor DAC are of single pole double throw (SPDT) type?
Which type of switches are not preferable for a simple weighted resistor DAC?
Consider the following statements in connection with deflection-type and null-type instruments: 1. Null-type instruments are more accurate than the deflection-type ones. 2. Null-type of instrument can be highly sensitive compared to a deflection-type instrument. 3. Under dynamic conditions, null-type instruments are less preferred to deflection-type instruments. 4. Response is faster in null-type instruments as compared to deflection-type instruments. Which of the above statements are correct?
We create a binary search tree B1 by inserting the numbers 1, 2, 3, 4, 5 into an empty binary search tree. We create another binary search tree B2 by inserting the numbers into an empty binary search tree in the reverse order. What is the difference between the right-most element of B1 and the left-most element of B2?
A source produces binary data at the rate of 10 kbps. The binary symbols are represented as shown in the figure.
Digital Communication mcq question image
The source output is transmitted using two modulation schemes, namely Binary PSK (BPSK) and Quadrature PSK (QPSK). Let and B2 be the bandwidth requirements of BPSK and QPSK respectively. Assuming that the bandwidth of the above rectangular pulses is 10 kHz, B1 and B2 are
A 8-bit DAC is interfaced with a microprocessor having 16 address lines (A0 …. A15) as shown in the adjoining figure. A possible valid address for this DAC is