Generics in VHDL can be treated as _______
Generics in VHDL can be treated as _______ Correct Answer Global variable
Generics in VHDL can be taken as global variable which is declared once and is used in complete design. Unlike signals, generics doesn’t have a mode or direction and unlike variable the value of generics can’t be changed.
মোঃ আরিফুল ইসলাম
Feb 20, 2025