One can’t define an array without any constraints in VHDL.
One can’t define an array without any constraints in VHDL. Correct Answer False
We can define an array without any constraints in VHDL. When there are no constraints in array then it can have any number of elements. For example, TYPE my_type IS ARRAY (RANGE <>) OF BIT; this declaration defines an array of BIT data type without any constraint on the number of elements in the array.
মোঃ আরিফুল ইসলাম
Feb 20, 2025