Bissoy.com
Doctors Medicines MCQs Q&A

Related Questions

A computer handles several interrupt sources of which the following are relevant for this question. Interrupt from CPU temperature sensor (raises interrupt if CPU temperature is too high) Interrupt from Mouse (raises interrupt if the mouse is moved or a button is pressed) Interrupt from Keyboard (raises interrupt when a key is pressed or released) Interrupt from Hard Disk (raises interrupt when a disk read is completed) Which one of these will be handled at the HIGHEST priority?
Among the five interrupts generated by 8051, the lowest priority is given to the interrupt
The priority level of an interrupt of 8051 for which SI(serial interrupt) interrupt is programmed is
If a higher priority process arrives and wants service, the memory manager can swap out the lower priority process to execute the higher priority process. When the higher priority process finishes, the lower priority process is swapped back in and continues execution. This variant of swapping is sometimes called?
Which one of the following is true with regard to a CPU having a single interrupt request line and single interrupt grant line? i) Neither vectored nor multiple interrupting devices is possible. ii) Vectored interrupts is not possible but multiple interrupting devices is possible. iii) Vectored interrupts is possible and multiple interrupting devices is not possible. iv) Both vectored and multiple interrupting devices are possible.
A microprocessor accepts external interrupts (Ext INT) through a Programmable Interrupt Controller as shown in the figure. Assuming vectored interrupt, a correct sequence of operations when a single external interrupt (Ext INT1) is received will be :
Consider the following statements: The 8259A Programmable Interrupt Controller can 1. Manage eight interrupts 2. Vector can interrupt request anywhere in the memory map 3. Have an 8-bit or 16-bit interval between interrupt vector locations 4. Be initialized with operational command words Which of the above statements are correct?
Classic 8051, extended 8051 and 8051 MX have which of the following memories?
The interrupt for which the processor has the highest priority among all the external interrupts is
The interrupt for which the processor has highest priority among all the internal interrupts is