Bissoy.com
Doctors Medicines MCQs Q&A

If each address space represents one byte of storage space, how many address lines are needed to access RAM chips arranged in a 4 × 6  array, where each chip is 8K × 4 bits?

If each address space represents one byte of storage space, how many address lines are needed to access RAM chips arranged in a 4 × 6  array, where each chip is 8K × 4 bits? Correct Answer 17

The correct answer is "option 4".

CALCULATION:

Address type - Byte Addressable

Total no. of RAM Chips = 6 x 4 = 24 chips

Number of bits needed  = ⌈ log224 ⌉ = 5 bits

Size of RAM chips  8K × 4 =  23 x 210 x 22 =215 bits

Number of bits needed  = ⌈ log2215⌉ = 15 bits

Total number of bits = 12 + 5 bits = 17 bits      

Related Questions

In a certain game, a large bag is filled with blue, green, purple and red chips worth 1,5,x and 11 points each, respectively. The purple chips are worth more than the red chips. A certain number of chips are then seleted from the bag, If the product of the point values of the seleted chips is 88,000, how many puriple chips were seleted?
Suppose you are compiling on a machine with 1-byte chars, 2-byte shorts, 4-byte ints, and 8-byte doubles, and with alignment rules that require the address of every primitive data element to be an integer multiple of the element's size. Suppose further that the compiler is not permitted to reorder fields: padding is used to ensure alignment. How much space will be consumed by the following array? struct { short s; char c; short t; char d; double r; int i; } A[10]; /*10-element array of structs*/
Which of the following are legal lines of Java code?
1. int w = (int)888.8;2. byte x = (byte)100L;3. long y = (byte)100;4. byte z = (byte)100L;
A teacher asked the class to subtract 5 from 75.70% of the class said: 25. Their work was shown as: \(\begin{array}{*{20}{c}} {\begin{array}{*{20}{c}} 7&5 \end{array}}\\ {\underline {\begin{array}{*{20}{c}}\ { - 5} \ \ \ &{} \end{array}} }\\ {\underline {\begin{array}{*{20}{c}} 2&5 \end{array}} } \end{array}\) Which of the following describes the most appropriate remedial action that the teacher should take to clarify this misconception?
A computer employs RAM chips of 256 bytes and ROM chips of 1024 bytes. If the computer system needs 1kB of RAM and 1kB of ROM, then how many address lines are required to access the memory?
Consider the following statements comparing static RAM with dynamic RAM: In static RAM typical cell requires more number of transistors than the dynamic RAM. Power consumption per bit of static RAM is less than that of dynamic RAM. Dynamic RAM is less expensive than the static RAM. Which of the above statements are correct?
Ram's son's age is $$\frac{1}{3}$$ of Ram's wife's age. Ram's wife's age is $$\frac{4}{5}$$ of Ram's age and Ram's age is $$\frac{3}{5}$$ of Ram's father's age. Find the age of Ram's son, if Ram's father is 50 years old ?
Which statement(s) about IPv4 and IPv6 addresses are true?1. An IPv6 address is 32 bits long, represented in hexidecimal.2. An IPv6 address is 128 bits long, represented in decimal.3. An IPv4 address is 32 bits long, represented in decimal.4. An IPv6 address is 128 bits long, represented in hexidecimal.
On a non-pipelined sequential processor, a program segment, which is a part of the interrupt service routine, is given to transfer 500 bytes from an I/O device to memory.     Initialize the address register     Initialize the count to 500 LOOP: Load a byte from device     Store in memory at address given by address register     Increment the address register     Decrement the count     If count! = 0 go to LOOP Assume that each statement in this program is equivalent to a machine instruction which takes one clock cycle to execute if it is a non-load/store instruction. The load-store instructions take two clock cycles to execute. The designer of the system also has an alternate approach of using the DMA controller to implement the same transfer. The DMA controller requires 20 clock cycles for initialization and other overheads. Each DMA transfer cycle takes two clock cycles to transfer one byte of data from the device to the memory. What is the approximate speedup when the DMA controller based design is used in place of the interrupt driven program based input-output?
Which of the following are true statements? I: Primary storage units have faster access time and less storage capacity as compared to the secondary storage units. II: Primary storage units have sequential access. III: Secondary storage units are non-volatile storage.