Bissoy.com
Doctors Medicines MCQs Q&A

A micro-instruction format has micro-ops field which is divided into three subfields F1, F2, F3 each having seven distinct micro-operations, condition field CD for four status bits, branch field BR having four options used in conjunction with address field ADF. The address space is of 128 memory locations. The size of micro-instruction is :  

A micro-instruction format has micro-ops field which is divided into three subfields F1, F2, F3 each having seven distinct micro-operations, condition field CD for four status bits, branch field BR having four options used in conjunction with address field ADF. The address space is of 128 memory locations. The size of micro-instruction is :   Correct Answer 20 bits

The correct answer is option 2

The size of the micro-instruction is 20.

Explanation:

The given micro-instruction consists of the following three subfields - F1, F2, F3, one condition field - CD, one branch field - BR, one address field - ADF

Since each sub-field has seven distinct operations, a minimum of 3 bits is required to indicate all of them.

CD has four bits. So, 2 bits are sufficient to indicate all four status bits

BR has four options. So, 2 bits are required here.

To address all the 128 memory locations, 7 bits are required.

Total number of bits required for this micro-instruction = 3+3+3+2+2+7 = 20

F1

F2

F3

CD

BR

ADF

3 bits

3  bits

3 bits

2 bit

2 bits

7 bits

Related Questions

With respect to Arabian Sea Branch and Bay of Bengal branch of the monsoon entering the Indian landmass, consider the following statements: 1. Arabian Sea Branch is much more powerful than the Bay of Bengal branch. 2. Arabian Sea Branch is divided into three distinct streams while Bay of Bengal branch is divided into two distinct streams. Which of the statements given above is/are correct ?
Which statement(s) about IPv4 and IPv6 addresses are true?1. An IPv6 address is 32 bits long, represented in hexidecimal.2. An IPv6 address is 128 bits long, represented in decimal.3. An IPv4 address is 32 bits long, represented in decimal.4. An IPv6 address is 128 bits long, represented in hexidecimal.
Seven people A, B, C, D, E, F and G live on separate floors of a 7-floor building. Ground floor is numbered 1, first floor is numbered. 2 and so on until the topmost floor is numbered 7. Each one of these having a different cars-Cadillac, Ambassador, Fiat, Maruti, Mercedes, Bedford and Fargo but not necessarily in the same order. Only three people live above the floor on which A lives. Only one person lives between A and the one having a car Cadillac. F lives immediately below the one having a car Bedford. The one having a car Bedford lives on an even-numbered floor. Only three people live between the ones having a car Cadillac and Maruti. E lives immediately above C. E is not having a car Maruti. Only two people live between B and the one having a car Fargo. The one having a car Fargo lives below the floor on which B lives. The one having a car Fiat does not live immediately above D or immediately below B. D does not live immediately above or immediately below A. G does not have a car Ambassador. Question : How many people live between the floors on which D and the one having a car Bedford ?
On a non-pipelined sequential processor, a program segment, which is a part of the interrupt service routine, is given to transfer 500 bytes from an I/O device to memory.     Initialize the address register     Initialize the count to 500 LOOP: Load a byte from device     Store in memory at address given by address register     Increment the address register     Decrement the count     If count! = 0 go to LOOP Assume that each statement in this program is equivalent to a machine instruction which takes one clock cycle to execute if it is a non-load/store instruction. The load-store instructions take two clock cycles to execute. The designer of the system also has an alternate approach of using the DMA controller to implement the same transfer. The DMA controller requires 20 clock cycles for initialization and other overheads. Each DMA transfer cycle takes two clock cycles to transfer one byte of data from the device to the memory. What is the approximate speedup when the DMA controller based design is used in place of the interrupt driven program based input-output?
With regard to computer memory, which of the following statement(s) is/are TRUE?  (A) Cache memory is 'volatile' memory. (B) Magnetic memory is 'volatile' memory.  (C) Flash memory is 'volatile' memory. (D) RAM is 'volatile' memory. Choose the correct answer from the option given below:
If the number of address bits in a memory is reduced by 2 and the addressability is doubled, the size of the memory (i.e., the number of bits stored in the memory)
If the size of logical address space is 2 to the power of m, and a page size is 2 to the power of n addressing units, then the high order _____ bits of a logical address designate the page number, and the ____ low order bits designate the page offset.
Which of the following are the main branches of Upper Ganga Canal 1. Farrukhabad Water Branch 2. Beaver Water Branch 3. Kanpur Water Branch 4. Etawah Water Branch 5. Bhognipur Water Branch Select the correct answer using the code given below:
Consider the following statements regarding reciprocity theorem : 1. In any passive linear bilateral network, if the single voltage source Vx, in branch x produces the current response Iy, in branch y, then the removal of the voltage source from branch x and its insertion in branch y will produce the current response iy in branch x. 2. The interchange of an ideal voltage source and an ideal ammeter in any passive, linear, bilateral circuit will not change the ammeter reading. 3. The interchange of an ideal current source and an ideal voltmeter in any passive linear bilateral circuit will change the voltmeter reading. Which of the above statements are correct ?
Consider a 2-dimensional array x with 10 rows and 4 columns, with each element storing a value equivalent to the product of row number and column number. The array is stored in row-major format. If the first element x[0][0] occupies the memory location with address 1000 and each element occupies only one memory location, which all locations (in decimal) will be holding a value of 10?