1 Answers
The cache coherent interconnect for accelerators protocol is the result of an effort of a joint group of computer, hardware and software component vendors: AMD, ARM, Huawei, Mellanox Technologies, Qualcomm and Xilinx.
Quotes from the homepage:
4 views
Answered