1 Answers
In VHDL simulations, all assignments to signals occur with some infinitesimal delay, known as delta delay, unless a delay is specified. Technically, delta delay is of no measurable unit, but from a digital electronics hardware design perspective one should think of delta delay as being the smallest time unit one could measure, such as a femtosecond.
4 views
Answered