Bissoy.com
Doctors Medicines MCQs Q&A

CPU কোন address generate করে?

CPU কোন address generate করে? Correct Answer Logical Address

সিপিইউ মানে “সেন্ট্রাল প্রসেসিং ইউনিট” (Central Processing Unit)। এটা সবচেয়ে গুরুত্বপূর্ণ অংশ যা সকল কাজ নির্দেশ অনুযায়ী সম্পাদন করে ফলাফল বের করে। সিপিইউ বলতে মূলতঃ প্রসেসরকেই বোঝানো হয়। প্রসেসর হল অসংখ্য একটি ইলেক্ট্রনিক সার্কিট যুক্ত ডিভাইস যা লজিক গেইট ব্যবহার করে প্রদত্ত তথ্য যাচাই করে তুলনামুলক তথ্য বের করতে পারে। প্রসেসরের মাঝে এই কাজ সম্পাদন করার জন্য যে অংশ থাকে তার নাম এএলইউ।

Related Questions

Which of the following statements is/are correct? 1. An address generated by the CPU is commonly referred to as a physical address. 2. An address seen by the memory unit is commonly referred to as a logical address. 3. The run-time mapping from virtual to physical address is done by the memory management unit (MMU). Select the correct answer using the code given below.
You install and run a third-party 32-bit application named Application on your Windows 2000 Server computer. After several days, the application stops responding. You open Task Manager and find that the CPU usage is at 100 percent. The normal range of CPU usage on the server is from 20 percent to 30 percent You end the application. However, you see that the CPU on the server is still at 100 percent. Task Manager shows no other applications running. You then examine the Processes page in Task Manager and confirm that the Application.exe process is no longer running. You want to return the CPU usage to its normal range. What should you do?
Consider the following statements in order to perform a write operation into a specified memory location, the MDR and MAR: 1. The word to be stored into the memory location is first loaded by the CPU into MDR. 2. The address of the location into which the word is to be stored is loaded by the CPU into MAR. 3. A write signal is issued by the CPU. Which of the above statements are correct ? 
Which two statements describe the IP address 10.16.3.65/23?
1. The subnet address is 10.16.3.0 255.255.254.0.
2. The lowest host address in the subnet is 10.16.2.1 255.255.254.0.
3. The last valid host address in the subnet is 10.16.2.254 255.255.254.0.
4. The broadcast address of the subnet is 10.16.3.255 255.255.254.0.
Consider the following statements. I. Daisy chaining is used to assign priorities in attending interrupts. II. When a device raises a vectored interrupt, the CPU does polling to identify the source of interrupt. III. In polling, the CPU periodically checks the status bits to know if any device needs its attention. IV. During DMA, both the CPU and DMA controller can be bus masters at the same time. Which of the above statements is/are TRUE?
The CPU is the brain of the PLC. The primary function of a CPU is to read input, control and update output. What are the components of CPU?
A process P1 has a period of 50 and a CPU burst of t1 = 25, P2 has a period of 80 and a CPU burst of 35. The total CPU utilization is?
A process P1 has a period of 50 and a CPU burst of t1 = 25, P2 has a period of 80 and a CPU burst of 35. The total CPU utilization is ____________
On a non-pipelined sequential processor, a program segment, which is a part of the interrupt service routine, is given to transfer 500 bytes from an I/O device to memory.     Initialize the address register     Initialize the count to 500 LOOP: Load a byte from device     Store in memory at address given by address register     Increment the address register     Decrement the count     If count! = 0 go to LOOP Assume that each statement in this program is equivalent to a machine instruction which takes one clock cycle to execute if it is a non-load/store instruction. The load-store instructions take two clock cycles to execute. The designer of the system also has an alternate approach of using the DMA controller to implement the same transfer. The DMA controller requires 20 clock cycles for initialization and other overheads. Each DMA transfer cycle takes two clock cycles to transfer one byte of data from the device to the memory. What is the approximate speedup when the DMA controller based design is used in place of the interrupt driven program based input-output?
In a class B subnet, we know the IP address of one host and the mask as given below: IP address = 125.134.112.66 Mask = 255.255.224.0 What is the first address (Network address)?