It is possible to define a new operator ++ in VHDL.
It is possible to define a new operator ++ in VHDL. Correct Answer False
Yes, It is the important point to note that we can overload any predefined operator in VHDL, but it is not legal to define new components in VHDL. This is the common mistake which beginners make, we can’t define a new operator.