A user doesn’t want to use the IF statement for detecting clock edge. It is possible to do the same by using any other keyword in VHDL.
A user doesn’t want to use the IF statement for detecting clock edge. It is possible to do the same by using any other keyword in VHDL. Correct Answer True
It is completely possible to detect the clock edge (positive or negative) by any other method than IF statement. One can use the WAIT statement to detect either of the edge of the clock pulse.
মোঃ আরিফুল ইসলাম
Feb 20, 2025