Test my Merit My Results Create Exam

Higher Study | Digital Electronics | Logic Families

The preference for NMOS, when compared to other logic families arises a) as it uses more silicon area b) as it consumes less static power c) as it utilizes a smaller silicon area d) as it has a higher input impedance Which of the following options is correct?
When there is no clock signal applied to CMOS logic circuits, they are referred to as
Assertion (A): Emitter - Coupled Logic (ECL) is the fastest of all logic families and used in applications where very high speed is essential. Reason (R): High speed in ECL is because the transistors are used in difference amplifier configuration in which they are never driven into saturation and the storage time is eliminated.
For the signal shown, which of the following represents its inverted waveform?
How is the speed-power product of a logic family determined?
The logic functionality realized by the circuit shown below is
In the CMOS circuit shown, electron and hole mobilities are equal, and M1 and M2 are equally sized. The device M1 is in the linear region if
What is the standard TTL noise margin ?
What is the order of propagation delay time of Schottky TTL gates?
In a 2-input CMOS logic gate, one input is left floating i.e. connected neither to ground nor to a signal. What will be the state of that input?
A digital CMOS IC operating at 10 MHz clock frequency consumes 100 mW power; the same IC operating at 15 MHz clock frequency consumes 140mW power. What is the static power consumption of the IC?
Which of the following does not belong to TTL subclasses?
Which of the following is the fastest of all saturated logic families? It is also used in SSI and MSI ICs.
Which pair is known as universal logic gates?
Which of the following logic is the fastest ?
Ads