Test my Merit My Results Create Exam

Higher Study | Digital Electronics | Sequential Circuits

Which of the following is not a sequential circuit?
A counter has N flip flop. The total number of states are
A flip-flop whose state changes on the rising or falling edge of a clock pulse is called:
An X-Y flip-flop whose characteristic table is given below is to be implemented using a J-K flip-flop X Y Qn+1 0 0 1 0 1 Qn 1 0 Q̅n 1 1 0   This can be done using-
The state of flip flop when Q = 0 and Q' = 1
When a flip-flop is reset its output will be
An SR flip-flop does not accept the input entry when
Consider the following statements: 1. Race-around condition occurs in a JK flipflop when the inputs are 1, 1 2. A flip-flop is used to store one bit of information 3. A transparent latch consists of D-type flipflops 4. Master-slave configuration is used in a flipflop to store two bits of information Which of the above statements are correct?
The statement which is not applicable to a Moore machine (1) Output is a function of present state only (2) It requires more number of states for implementing same function (3) Input changes do not affect the output (4) The characteristic equation of output Z(t) can be gives as Z(t) = g{S(t), x(t)} where S(t) represents present state, x(t) indicates present input
Consider the following statements regarding registers and latches: 1. Registers are temporary storage devices, whereas latches are not. 2. A latch employs cross-coupled feedback connections. 3. A register stores a binary word, whereas a latch does not. The correct statement(s) is/are:
The following state diagram represents which of the input equation. (Given : DA = [A, x, y]) (Where DA denotes a DFF with output A. The x and y are the inputs to the circuit)
Which of the following statements regarding binary counters are correct? (a) Clock inputs of all the flip - flops of a synchronous counter are applied from the same source whereas those in an asynchronous counter are from different sources. (b) The asynchronous counter has ripple effects whereas the synchronous counter does not. (c) Only J-K flip-flops can be used in synchronous counters whereas asynchronous counters can be designed with any kind of flip flops. (d) Latches can be used for designing asynchronous counters. Code :
A sequential circuit using D flip-flop and logic gates is shown in the figure, where X and Y are inputs and Z is the output. The circuit is
A state diagram of a logic gate which exhibits delay in the output is shown in the figure, where X is the don’t care condition and Q is the output representing the state The logic gate represented by the state diagram is
How many flip-flops are there in Decade Counter circuit?
Ads