Test my Merit My Results Create Exam

Higher Study | Computer Organization and Architecture | Machine Instructions and Addressing Modes

In X = (M + N × O) / (P × Q), how many one-address instructions are required to evaluate it?
In the following 8085 program how many times (decimal) is the DCRC executed? LOOP : MVIC, 78 H DCRC JNZLOOP HLT
A computer which issues instructions in order, has only 2 registers and 3 opcodes ADD, SUB and MOV. Consider 2 different implementations of the following basic block: Case 1   Case 2 t1 = a + b;    t2 = c + d; t2 = c + d;    t3 = e – t2; t3 = e – t2;    t1 = a + b; t4 = t1 – t2;    t4 = t1 – t2;   Assume that all operands are initially in memory. Final value of computation also has to reside in memory. Which one is better in terms of memory and by how many MOV instructions?
Consider a 32-bit processor which supports 70 instructions. Each instruction is 32 bit long and has 4 fields namely opcode, two register identifiers and an immediate operand of unsigned integer type. Maximum value of the immediate operand that can be supported by the processor is 8191. How many registers the processor has?
Consider the following program fragment in assembly language: mov ax, 0h mov cx, 0A h doloop: dec ax loop doloop What is the value of ax and cx registers after the completion of the doloop?
Which of the following statements about 3 address instructions, is correct?
The instruction given to a computer system is loaded into the Instruction Register. The processor interprets the instruction and performs the required action. In general, these actions fall into four categories. Which of the following actions is not a part of these four categories? 
Which of the following is used for storage of instruction after decoding?
Which of the following RAID (Redundant Array of Independent Disks) levels uses large stripes meaning that one can read records from any single drive and allows to use of overlapped I/O for read operations?
Which one of the following is also called as pseudo instructions that are not directly translated into machine language instructions ?
A micro-instruction format has micro-ops field which is divided into three subfields F1, F2, F3 each having seven distinct micro-operations, condition field CD for four status bits, branch field BR having four options used in conjunction with address field ADF. The address space is of 128 memory locations. The size of micro-instruction is :  
Which of the following instructions copies a byte of data into the accumulator from the memory address given in the instruction?
Consider the following : 1) Operation code 2) Source operand reference 3) Result operand reference 4) Next instruction reference Which of the above are typical elements of machine instructions?
Which of the following is not a program control instruction?
Which of the following acts as a temporary storage location to hold an intermediate result in mathematical and logical calculations?
Ads